GALS system optimization using retiming concept
نویسندگان
چکیده
Significant efforts have been put into optimization of GALS systems by considering locally synchronous modules as individual and independent islands of circuits. While existing approaches do improve some of the system characteristics, due to their limited scope, their achieved improvement is often limited too. This paper proposes an optimization approach in which a GALS system is optimized as a whole. The approach allows combinational or sequential sub-modules to move from one synchronous module to another while preserving the GALS system functionality. Experimental results show that if the movements are done properly, the proposed approach provides better results than the existing methods. The application of the proposed approach on benchmark circuits demonstrates 15.8% latency reduction with 3.3% area overhead in average.
منابع مشابه
Asynchronous Behavior Related Retiming in Gated-Clock GALS Systems
Although retiming is a well known method to optimize various characteristics of synchronous circuits, this method has rarely been applied to the synchronous blocks of a Globally Asynchronous Locally Synchronous (GALS) system. In this paper, communication protocols of gated-clock based wrappers have been analyzed for applying retiming algorithm to improve performance. Through the introduction of...
متن کاملA novel framework for retiming using evolutionary computation for high level synthesis of digital filters
In this paper, design of a new algorithm and a framework for retiming the DSP blocks based on evolutionary computation process is explained. Optimal DSP blocks such as digital filter design is a high level synthesis problem which includes optimally mapping digital filter specifications on to FPGA (Field Programmable Gate Array) architecture. Retiming is the considered optimization method in thi...
متن کاملArchitectural Retiming: An Overview
Pipelining and retiming are two related techniques for improving the performance of synchronous circuits by reducing the clock period. Unfortunately these techniques are unable to improve many circuits encountered in practice because the clock cycle is limited by a critical cycle which neither technique can change. We present in this paper a new optimization technique that we call architectural...
متن کاملStatistical Timing Driven Partitioning for VLSI Circuits
In this paper we present statistical-timing driven partitioning for performance optimization. We show that by using the concept of node criticality we can enhance the Fiduccia-Mattheyses (FM) partitioning algorithm to achieve more than 20% improvements in terms of timing, among partitions with the same cut size. By incorporating mechanisms for timing optimization at the partitioning level, we f...
متن کاملSynchronous Paradigm in Embedded Systems
stress cycles402295110544/29 Abstract stress nodes1753784119024/29stress nodes1753784119024/29 (b) discovering short and efficient (minimizingnumber of FR) initial phases is also an importantissue here; (c) the distribution of integer latencies over thearcs could attempt to minimize (on average) thenumber of computation...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- IEICE Electronic Express
دوره 7 شماره
صفحات -
تاریخ انتشار 2010